Logo
Explore Help
Sign In
D4VID
/
verilog2logicworld
1
0
Fork
You've already forked verilog2logicworld
0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
9 Commits
1 Branch
0 Tags
137 KiB
master
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '9c82d7c365'
${ noResults }
Commit Graph

9 Commits (9c82d7c365715ae1a55c9664c54d9b68991f09bd)
 

Author SHA1 Message Date
D4VID 9c82d7c365 Remove debug json log
1 month ago
D4VID d532169d7c Use owned strings
1 month ago
D4VID 4649b1aad0 Label builder
1 month ago
D4VID dd5149930b Extracting cells from verilog modules
1 month ago
D4VID ea8370f33f Example subassembly
1 month ago
D4VID 5ae2c607d5 Add LICENCE
1 month ago
D4VID 84c3197fac Restructure project
1 month ago
D4VID 1579b5d82c Generating subassemblies
1 month ago
D4VID 9cadbd8990 Run yosys and get output
1 month ago
Powered by Gitea Version: 1.18.5 Page: 40ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API