verilog2logicworld/gates.v

module gates(input a, input b, input c, output wire out);
    assign out = a & b | c;
endmodule